edited by
2,647 views
1 votes
1 votes

Plz solve

Consider the hypothetical processor which supports  $512k$ words memory.It uses the memory mapped input output configuration. In which when $2MSB$ bits of address are $1$ then assigned to input output port. How many number of input output port address and memory address are possible in the processor respectively?

edited by

1 Answer

Best answer
5 votes
5 votes

Number of memory words can be addressed = 219.

19 bits to address a word.

Given that when MSB's are 11, then the address corresponds to I/O.

Using, 2 bits, 4 combinations are possible.

We give "11" to I/O and "00,10,01" to memory address.

So, I/O addresses = 1 * 217

Memory addresses = (4-1) * 217 = 3 * 217

selected by

Related questions

0 votes
0 votes
2 answers
3
Sumiran Agrawal asked May 16, 2019
3,562 views
Is there any multiplexer(s) present in the implementation of Direct Mapped Cache?If yes, then the Hit latency would be Multiplexer latency + Comparator Latency?
0 votes
0 votes
1 answer
4
Tulsidhar M asked Nov 30, 2018
827 views
What is the correct formula for tag directory size in associative mapped cache concept.?