390 views

1 Answer

4 votes
4 votes

Q0  Q1 Q2 Q3

0     0   0     1(initial)

1     0   0     1(1st  clock cycle)

1     1   0     0(2nd clock cycle)

1     1   1     0(3rd clock cycle)

0     1   1     1(4th clock cycle)

0     0   1     1(5th clock cycle)

0     0   0     1(6th clock cycle)

i think your confusion was due to order of Q3, Q2, Q1, Q0.

Related questions

0 votes
0 votes
1 answer
1
Shubhanshu asked Apr 29, 2017
781 views
In shift register, we can make it "multiply by 2" and "divide by 2" circuit by right triggering and left triggering respectively? (True/False)
1 votes
1 votes
1 answer
2
sh!va asked Feb 28, 2017
1,105 views
Given shift register is initially loaded with the bit pattern "1010". After how many clock cycles will the content of shift register be "1010" again?a) 5b) 9c) 7d) 15
1 votes
1 votes
1 answer
3
reena_kandari asked Jan 29, 2017
630 views
I feel answer is 70 in hexadecimal.need confirmation?
0 votes
0 votes
0 answers
4
vaishali jhalani asked Dec 16, 2016
249 views