Consider a Hypothetical system in which program execution gives 100 stall cycles per instruction on an average. There are 240 and 130 misses in L1 (Level-1) and L2 (Level-2) caches out of total 1000 CPU references. If L2 to memory miss penalty is twice the L2 hit time, what are “hit time of L2” and “L2 to memory miss penalty” values respectively (in cycles)?
[Given 2.5 memory references per instructions].
- (A)100, 200
- (B)200, 400
- (C)300, 600
- (D)400, 800
Ans given op(D).......i got 80,160