Virtual Gate Test Series: CO & Architecture - Unpipelined Processor

Question

Is this solution right? how can the assume buffer latency to be 1? and isn't the latency of pipeline = cycle time 

Answer 1

it seems like a ambiguous question ...by the way

if nothing is said about buffer delays it should assumed to be zero