752 views
1 votes
1 votes

How to solve this?

1 Answer

0 votes
0 votes

I am also getting 12...please can anyone tell is there any mistake?

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
191 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
877 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...