Register

Digital ECE Gate 2017 Set 1

957 views

1 Answer

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
0 answers
1
rahul sharma 5 asked Dec 23, 2016
539 views
Digital Logic ECE 2016 Set 1
User Avatar
8 votes
8 votes
1 answer
2
rahul sharma 5 asked Sep 10, 2017
7,597 views
Digital electronics ECE set-3 Gate 2016`
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zero If the clock (Clk) frequency is 1GHz, then the counter behaves as a (A) mod-5 counter (B) mod-6 counter (C) mod-7 counter (D) mod-8 counter
For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the counter is assumed to be zeroIf the clock (Clk) frequency is 1GHz, then the...
User Avatar
1 votes
1 votes
1 answer
3
aditi19 asked Dec 11, 2018
4,672 views
GATE ECE digital logic
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagation delay of each FA is 15 ns. The worst case delay (in ns) of this 16-bit adder will be __________
A 16-bit ripple carry adder is realized using 16 identical full adders (FA) as shown in the figure. The carry-propagation delay of each FA is 12 ns and the sum propagatio...
User Avatar
0 votes
0 votes
0 answers
4
aditi19 asked Nov 25, 2018
1,584 views
Digital Logic: GATE-ECE-2016
answer is 6 but I’m getting 5(delay of NOR gate+delay of 1st MUX+delay of 2nd MUX)=2+1.5+1.5=5 ns where is extra 1 ns delay coming from?
answer is 6but I’m getting 5(delay of NOR gate+delay of 1st MUX+delay of 2nd MUX)=2+1.5+1.5=5 nswhere is extra 1 ns delay coming from?
User Avatar
Link Copied!