edited by
1,465 views
0 votes
0 votes

The following Finite State Machine (FSM) is used to detect a particular pattern in input data stream. Whenever the pattern is matched at input, output is set to '1' or else output is cleared to '0'. For which of the following data stream, output goes to '1' twice?
 

(a) 0010011010010101

(b) 0011011010010101

(c) 0101011000010101

(d) 1100100101001010

edited by

2 Answers

0 votes
0 votes
answer is b
0 votes
0 votes
Option B

Explanation :

Looking at the automata, the only way to get 1 as the output is when the transaction is from s3 state to s1 state for the input symbol 1

Now analyze how to reach s3, it's via the input 11 followed by 0

i.e. We r looking for the pattern 1101

Only option b has this pattern twice

So only option b will give 1 as output twice

Related questions

2 votes
2 votes
1 answer
1
sh!va asked Feb 22, 2017
1,423 views
A communication channel is having a bandwidth of $3000$ Hz. The transmitted power is such that the received Signal-to-Noise ratio is $1023.$ The maximum data rate that ca...
1 votes
1 votes
1 answer
2
sh!va asked Feb 22, 2017
904 views
Pipelining technique is used in microprocessor to improve which of the following parameter?Power dissipationInterrupt latencyDie sizeMaximum clock frequency
1 votes
1 votes
1 answer
3
sh!va asked Feb 22, 2017
717 views
What is the functionality of following digital circuit? A is input data, CLK is system clock ind Y is output.Falling edge detection of input AClock division by $2$Rising ...
1 votes
1 votes
3 answers
4
sh!va asked Feb 22, 2017
595 views
Given circuit represents(a) INVERTER(b) AND(c) OR(d) NOR