It is synchronous circuit and first FF is + edge triggered and other is - edge triggerred. Timing diagram is,
Now in the above diagram clearly output has double the time period of clock pulse which means frequency is half. So output frequency is 500 kHz and also in a single period output is in set condition on 25% of time so it has 25% duty cycle. So answer is option B).