edited by
2,678 views
2 votes
2 votes

What is the frequency and duty cycle of output $\text{Y},$ when CLK frequency is $\text{1MHz} \;@\; 50\%$ duty cyle?

  1. $500 \;\text{KHz} \;@\; 50\%$ duty cycle
  2. $500 \;\text{KHz} \;@\; 25\% $duty cycle
  3. $250 \;\text{KHz} \;@\; 50\%$ duty cycle
  4. $250 \;\text{KHz} \;@\; 25\%$ duty cycle
edited by

2 Answers

Best answer
1 votes
1 votes

It is synchronous circuit and first FF is + edge triggered and other is - edge triggerred. Timing diagram is, 

Now in the above diagram clearly output has double the time period of clock pulse which means frequency is half. So output frequency is 500 kHz and also in a single period output is in set condition on 25% of time so it has 25% duty cycle. So answer is option B).

selected by

Related questions

1 votes
1 votes
1 answer
1
sh!va asked Feb 27, 2017
1,631 views
What is the division factor of the given clock divider circuit?$2$$3$$1.5$$2.5$
4 votes
4 votes
1 answer
2
sh!va asked Feb 27, 2017
4,034 views
If a counter having $10$ flip flops is initially at $0,$ what count will it hold after $2060$ pulses?$000\; 000\; 1100$$000 \;001\; 1100$$000 \;001\; 1000$$000 \;000\; 11...
1 votes
1 votes
2 answers
3
sh!va asked Feb 27, 2017
1,097 views
Which of the following is the Boolean function for majority voting, assuming $\text{A, B, C}$ are inputs and $\text{Y}$ is output?$\text{Y = AB + AC + BC}$$\text{Y = A + ...
2 votes
2 votes
2 answers
4