Register

ISRO 2009- ECE Computer Architecture

• edited by
837 views
0 votes
0 votes

Consider the following program for 8085

                         XRA A

            LXI B, 0007H

LOOP :      DCX B

            JNZ LOOP

The loop will be executed

a) 8 times

b) once

c) 7 times
d) infinite times

• edited by
User Avatar

1 Answer

0 votes
0 votes
Let’s assume that XRA A instruction clears the register

LXI B is loads the register B with 0007

dec BX decrements BX seven times right until the loop becomes zero

why is the answer b ( once)
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
3 answers
1
sh!va asked Mar 1, 2017
896 views
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between: a) Occurrence of an interrupt and its detection by the CPU b) Assertion of an interrupt and the start of the associated ISR c) Assertion of an interrupt and the completion of the associated ISR d) Start and completion of associated ISR
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...
User Avatar
0 votes
0 votes
1 answer
2
sh!va asked Mar 1, 2017
1,268 views
ISRO 2009- ECE Computer architecture
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH. The number of bytes this RAM can store is a) 8193 b) 8192 c) 8191 d) 8000
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH.The number of bytes this RAM can store isa) 8193b) 8192c) 8191d) 8000
User Avatar
0 votes
0 votes
1 answer
3
sh!va asked Mar 1, 2017
427 views
ISRO 2009-ECE : Computer Architecture
A micro controller differs from a microprocessor in terms of a) I/O interfaces and instruction decoding b) Memory configuration and I/O interfaces c) Data bus width and clock speed d) Memory configuration and instruction decoding
A micro controller differs from a microprocessor in terms ofa) I/O interfaces and instruction decodingb) Memory configuration and I/O interfacesc) Data bus width and cloc...
User Avatar
0 votes
0 votes
1 answer
4
sh!va asked Mar 2, 2017
622 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from (a) Harvard Architecture (b) Von-Neumann Architecture (c) Cray Architecture (d) None of the above
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
User Avatar
Link Copied!