Register

ISRO 2008-ECE Computer Architecture

• edited by
587 views

1 Answer

0 votes
0 votes
Microprogramming is a technique to implement the control logic necessary to execute instructions within a processor.

so ans should be c
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 2, 2017
625 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from (a) Harvard Architecture (b) Von-Neumann Architecture (c) Cray Architecture (d) None of the above
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
User Avatar
0 votes
0 votes
1 answer
2
sh!va asked Mar 1, 2017
606 views
ISRO 2008- ECE Computer architecture
------ machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization. (a) CISC (b) Parallel processor (c) RISC (d) Array processor
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array...
User Avatar
0 votes
0 votes
1 answer
3
sh!va asked Mar 1, 2017
486 views
ISRO 2008- ECE Computer Architecture
The performance gain that can be obtained by improving some portion of a computer can be calculated using (a) Moore's law (b) Djikstra's algorithm (c) Amdahl's law (d) Murphy's law
The performance gain that can be obtained by improving some portion of a computer can be calculated using(a) Moore's law(b) Djikstra's algorithm(c) Amdahl's law(d) Murphy...
User Avatar
0 votes
0 votes
3 answers
4
sh!va asked Mar 1, 2017
901 views
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between: a) Occurrence of an interrupt and its detection by the CPU b) Assertion of an interrupt and the start of the associated ISR c) Assertion of an interrupt and the completion of the associated ISR d) Start and completion of associated ISR
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...
User Avatar
Link Copied!