retagged by
600 views

1 Answer

0 votes
0 votes
RISC reduced instruction set have rich set of instructions and less addressing modes and pipeline is successful here becoz cpi =1 here clock cycle s taken per instruction

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 2, 2017
612 views
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
0 votes
0 votes
1 answer
2
sh!va asked Mar 1, 2017
569 views
Micro programming refers to(a) Emulation(b) Programming at micro level(c) The use of storage to implement the control unit(d) Array processing
0 votes
0 votes
1 answer
3
sh!va asked Mar 1, 2017
462 views
The performance gain that can be obtained by improving some portion of a computer can be calculated using(a) Moore's law(b) Djikstra's algorithm(c) Amdahl's law(d) Murphy...
0 votes
0 votes
3 answers
4