retagged by
438 views
1 votes
1 votes
In a daisy chained connection to the CPU, the peripheral whose interrupt request has the highest priority is the one
(a) With the largest vector address

(b) With highest speed of operation

(c) Electrically nearest to the CPU

(d) Electrically farthest from the CPU
retagged by

1 Answer

1 votes
1 votes
Answer is option C) the device which is electrically nearest has highest priority and the one which is lowest has lowest priority. And also there is only one Interrupt line in daisy chaining.

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 2, 2017
611 views
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
1 votes
1 votes
2 answers
2
sh!va asked Mar 2, 2017
642 views
Assuming ideal conditions, the speed up obtained from a balanced N stage pipeline is(a) $2N$(b) $N^ 2$(c) $N$(d) $N!$
0 votes
0 votes
1 answer
3
sh!va asked Mar 1, 2017
599 views
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array...
0 votes
0 votes
1 answer
4
sh!va asked Mar 1, 2017
1,297 views
An array processor is a machine(a) SIMD(b) MIMD(c) SISD(d) MISD