Register

ISRO 2008-ECE Pipeline

• edited by
664 views

2 Answers

1 votes
1 votes
Let each stage take x units of time and when successful pipeline occurs each instruction will complete in x unit of time. So speedup achieved is (N*x) / x= N (option C)
User Avatar
0 votes
0 votes

the speed up factor cannot be greater than number of stages in pipeline hence the speed up will be equal to N

User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
2
sh!va asked Mar 2, 2017
622 views
ISRO 2008-ECE Computer architecture
Digital signal processors use a computer architecture derived from (a) Harvard Architecture (b) Von-Neumann Architecture (c) Cray Architecture (d) None of the above
Digital signal processors use a computer architecture derived from(a) Harvard Architecture(b) Von-Neumann Architecture(c) Cray Architecture(d) None of the above
User Avatar
1 votes
1 votes
1 answer
3
sh!va asked Mar 2, 2017
448 views
ISRO 2008-ECE Interrupt request in daisy chain
In a daisy chained connection to the CPU, the peripheral whose interrupt request has the highest priority is the one (a) With the largest vector address (b) With highest speed of operation (c) Electrically nearest to the CPU (d) Electrically farthest from the CPU
In a daisy chained connection to the CPU, the peripheral whose interrupt request has the highest priority is the one(a) With the largest vector address(b) With highest sp...
User Avatar
0 votes
0 votes
1 answer
4
sh!va asked Mar 1, 2017
605 views
ISRO 2008- ECE Computer architecture
------ machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization. (a) CISC (b) Parallel processor (c) RISC (d) Array processor
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array...
User Avatar
Link Copied!