Register

ISRO 2008- ECE minimum number of NAND Gates

• retagged by
7,078 views

2 Answers

Best answer
6 votes
6 votes

Option C)- 6 NAND

• selected by
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 3, 2017
1,310 views
ISRO 2006-ECE NAND gates
Assuming that only the X and Y logic inputs are available and their complements X' and Y' are not available, what is the minimum number of two-input NAND gates requires to implement X ⊕ Y? a) 2 b) 3 c) 4 d) 5
Assuming that only the X and Y logic inputs are available and their complements X' and Y' are not available, what is the minimum number of two-input NAND gates requires t...
User Avatar
0 votes
0 votes
2 answers
2
sh!va asked Mar 3, 2017
3,449 views
ISRO 2007- ECE Half Adder using NAND
The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K is a) 3 b) 4 c) 5 d) None of these
The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K isa) 3b) 4c) 5d) None of these
User Avatar
0 votes
0 votes
0 answers
3
sh!va asked Mar 3, 2017
716 views
ISRO 2006-ECE AND OR gates
In the given network of AND and OR gates f can be written as: a) X0 X1 X2 .....Xn + X1 X2 . ....Xn + X2 X3 ....Xn.... Xn b) X0 X1 + X2 + X3 +....... +Xn-1 . Xn C) X0+X1+ X2+ .......+ Xn d) X0 X1 X3........ Xn-1 + X2+X3+X5 ......... Xn-1 + ........+ Xn-2 + Xn-1 +Xn
In the given network of AND and OR gates f can be written as: a) X0 X1 X2 .....Xn + X1 X2 . ....Xn + X2 X3 ....Xn.... Xnb) X0 X1 + X2 + X3 +....... +Xn-1 . XnC) X0+X1+ X2...
User Avatar
0 votes
0 votes
1 answer
4
sh!va asked Mar 2, 2017
920 views
ISRO 2008-ECE Moore model for squntial circuits
Which of the following represents the Moore model for sequential circuits?
Which of the following represents the Moore model for sequential circuits?
User Avatar
Link Copied!