Register

ISRO 2008-ECE Computer architecture

• retagged by
622 views

1 Answer

0 votes
0 votes
Digital signal processors use a computer architecture derived from harvard architecture.

To enhance the performance of dsp, super harvard architecture (SHARC) was introduced.
User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 1, 2017
604 views
ISRO 2008- ECE Computer architecture
------ machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization. (a) CISC (b) Parallel processor (c) RISC (d) Array processor
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array...
User Avatar
0 votes
0 votes
1 answer
2
sh!va asked Mar 1, 2017
587 views
ISRO 2008-ECE Computer Architecture
Micro programming refers to (a) Emulation (b) Programming at micro level (c) The use of storage to implement the control unit (d) Array processing
Micro programming refers to(a) Emulation(b) Programming at micro level(c) The use of storage to implement the control unit(d) Array processing
User Avatar
0 votes
0 votes
1 answer
3
sh!va asked Mar 1, 2017
480 views
ISRO 2008- ECE Computer Architecture
The performance gain that can be obtained by improving some portion of a computer can be calculated using (a) Moore's law (b) Djikstra's algorithm (c) Amdahl's law (d) Murphy's law
The performance gain that can be obtained by improving some portion of a computer can be calculated using(a) Moore's law(b) Djikstra's algorithm(c) Amdahl's law(d) Murphy...
User Avatar
0 votes
0 votes
3 answers
4
sh!va asked Mar 1, 2017
896 views
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between: a) Occurrence of an interrupt and its detection by the CPU b) Assertion of an interrupt and the start of the associated ISR c) Assertion of an interrupt and the completion of the associated ISR d) Start and completion of associated ISR
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...
User Avatar
Link Copied!