edited by
923 views

2 Answers

2 votes
2 votes
Actually this question is wrong. This circuit converts gray code to binary code. The circuit for binary to gray is diffrent and no other option is matching. Correct if I am mistaken.
0 votes
0 votes
Answer will be gray code

Related questions

0 votes
0 votes
2 answers
1
sh!va asked Mar 3, 2017
3,449 views
The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K isa) 3b) 4c) 5d) None of these
1 votes
1 votes
1 answer
2
sh!va asked Mar 3, 2017
1,616 views
The combinational logic circuit shown in the given figure has an output Q which isa) ABCb) A+B+Cc)A ⊕ B ⊕ Cd) A. B+C
0 votes
0 votes
1 answer
3
sh!va asked Mar 3, 2017
6,197 views
A 4-bit synchronous counter uses flip-flops with propagation delay time of 25 ns each. The maximum possible time required for change of state will bea) 25 nsb) 50 nsc) 75...
1 votes
1 votes
1 answer
4
sh!va asked Mar 3, 2017
2,825 views
A 4-bit presetable UP counter has preset input 0101. The preset operation takes place as soon as the counter reaches 1111. The modulus of the counter isa) 5b) 10c) 11d) 1...