retagged by
6,171 views
0 votes
0 votes
A 4-bit synchronous counter uses flip-flops with propagation delay time of 25 ns each. The maximum possible time required for change of state will be

a) 25 ns

b) 50 ns

c) 75 ns

d) 100 ns
retagged by

1 Answer

4 votes
4 votes
It is synchronous counter all FF's will be clocked simultaneously so delay will be equal to delay of one FF = 25 ns

Related questions

0 votes
0 votes
2 answers
1
sh!va asked Mar 3, 2017
3,403 views
The sum S of A and B in a half Adder can be implemented by using K NAND gates. The value of K isa) 3b) 4c) 5d) None of these
1 votes
1 votes
1 answer
2
sh!va asked Mar 3, 2017
1,577 views
The combinational logic circuit shown in the given figure has an output Q which isa) ABCb) A+B+Cc)A ⊕ B ⊕ Cd) A. B+C
1 votes
1 votes
1 answer
3
sh!va asked Mar 3, 2017
2,784 views
A 4-bit presetable UP counter has preset input 0101. The preset operation takes place as soon as the counter reaches 1111. The modulus of the counter isa) 5b) 10c) 11d) 1...
0 votes
0 votes
2 answers
4
sh!va asked Mar 3, 2017
886 views
The logic circuit given below converts a binary code Y1 Y2 Y3 intoa) Excess -3 codeb) Gray codec) BCD coded) Hamming code