retagged by
696 views
0 votes
0 votes

In the given network of AND and OR gates f can be written as:
 

a) X0 X1 X2 .....Xn + X1 X2 . ....Xn + X2 X3 ....Xn.... Xn

b) X0 X1 + X2 + X3 +....... +Xn-1 . Xn

C) X0+X1+ X2+ .......+ Xn

d) X0 X1 X3........  Xn-1 + X2+X3+X5 ......... Xn-1 + ........+ Xn-2 + Xn-1 +Xn

retagged by

Please log in or register to answer this question.

Related questions

0 votes
0 votes
1 answer
1
sh!va asked Mar 3, 2017
1,282 views
Assuming that only the X and Y logic inputs are available and their complements X' and Y' are not available, what is the minimum number of two-input NAND gates requires t...
3 votes
3 votes
2 answers
2
sh!va asked Mar 2, 2017
6,972 views
Minimum number of 2-input NAND gates that will be required to implement the function: Y = AB + CD + EF is(a) 4(b) 5(c) 6(d) 7
0 votes
0 votes
1 answer
3
sh!va asked Mar 3, 2017
1,161 views
The function shown in the figure when simplified will yield a result with _______ terms$2$$4$$7$$14$
1 votes
1 votes
1 answer
4
sh!va asked Mar 3, 2017
1,057 views
Given the decimal number -19 an eight bit two's complement representation is given bya) 11101110b) 11101101c) 11101100d) none of these