Register

IES 2011: Digital Circuits / ROM and PLA [ECE]

723 views
0 votes
0 votes
The difference between PLA and ROM is

(a) PLA is sequential, ROM is combinational

(b) PLA is combinational, ROM is sequential

(c) PLA economizes on the number of min-terms to implement Boolean functions

(d) PLA has fixed AND array, ROM has fixed OR array
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
0 answers
2
sh!va asked Jan 9, 2018
250 views
IES 2018 - Product of sum form
Product of sum form expression leads to what kind of logic circuit? (a) OR-AND circuit (b) NOR-NOR circuit (c) AND-OR-INVERT circuit (d) NAND-NAND circuit
Product of sum form expression leads to what kind of logic circuit?(a) OR-AND circuit(b) NOR-NOR circuit(c) AND-OR-INVERT circuit(d) NAND-NAND circuit
User Avatar
1 votes
1 votes
1 answer
3
sh!va asked Jan 9, 2018
420 views
IES 2018 JK Flip flop
In a master slave JK flip-flop (a) both master and slave are positive edge triggered (b) both master and slave are negative edge triggered (c) master is positive edge triggered and slave is negative edge triggered (d) master is negative edge triggered and slave is positive edge triggered
In a master slave JK flip-flop(a) both master and slave are positive edge triggered(b) both master and slave are negative edge triggered(c) master is positive edge trigge...
User Avatar
2 votes
2 votes
2 answers
4
sh!va asked Jan 9, 2018
2,641 views
IES 2018_Digital Logic_Counter
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz? a) 5 ns b) 10 ns c) 20 ns d) 40 ns
For what minimum value of propagation delay in each filp-flop will a 10 bit ripple counter skip a count, when it is clocked at 10 MHz?a) 5 nsb) 10 nsc) 20 nsd) 40 ns
User Avatar
Link Copied!