edited by
454 views
1 votes
1 votes

Draw Pipeline diagram to execute below set of instructions in pipelined architecture? How many cycles both cases take to complete below set of instructions? Assume each stage takes 1 clock cycle. It is a 5-stage pipeline.

  • If there is no operand forwarding.
  • If there is operand forwarding.

LOAD R2, 0(R1)
LOAD R3, 4(R1)
LOAD R5, 8(R1)

ADD R4,R2,R3
STORE R4, 12(R1)
ADD R6, R2,R5
STORE R6,16(R1)

edited by

1 Answer

0 votes
0 votes
what are the phases??

and how much cycles does ADD , SUB  and all these operations take?

is the question complete?

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
165 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
817 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...