With this information we cant comment on cache size,but the parameters are not correct for the design.Cpu will generate 34 bits of address which will be divided into tag and offset.Since tag is 10 and offset will be 12,it will make 22,which is not equal to 34.
If block size is 4kb then tag must be 22.