1,035 views

1 Answer

0 votes
0 votes

The delay depends on the Fan in of AND gate used,

i.e If n Bit numbers are added using CLA where k is Fan in of AND gate used, then

T(n) = logk n

Please correct me if i am wrong.

Related questions

0 votes
0 votes
0 answers
1
tamnna asked May 14, 2016
1,270 views
0 votes
0 votes
0 answers
2
Iqra Javed asked Jul 21, 2023
317 views
Construct a BCD-to-excess-3-code converter with a 4-bit adder. Remember that the excess-3 code digit is obtained by adding three to the corresponding BCD digit. What mus...
0 votes
0 votes
1 answer
4
Niks55 asked Oct 5, 2018
1,207 views
How many gate delays are there in overflow for ripple carry adder?