retagged by
1,899 views
1 votes
1 votes

For the circuit shown in the figure, the delay of the bubbled NAND gate is 2ns and that of the
counter is assumed to be zero.


If the clock (Clk) frequency is 1GHz, then the counter behaves as a:
(A) mod-5 counter

(B) mod-6 counter

(C) mod-7 counter

(D) mod-8 counter
What is approach applied for such type of question????

retagged by

1 Answer

Best answer
1 votes
1 votes
As it is a 3 bit synchronous counter the no of states should be 8.

But we have to see the clear input

q2 q1 q0

1    1   0     this is applied to nand gate     ( it seems that it's mod 6 counter (state 0 to 5 ))and state 6 and 7 are connected to clear )

output is 1 or reset is 1

complement (reset)=0 hence no clear signal to the flipflop

so it's a mod 8 counter.
selected by
Answer:

Related questions

0 votes
0 votes
2 answers
1
aditi19 asked Nov 20, 2018
620 views
answer is D but I'm getting A. pls tell where am I going wrong?
4 votes
4 votes
1 answer
2
sh!va asked Feb 27, 2017
3,984 views
If a counter having $10$ flip flops is initially at $0,$ what count will it hold after $2060$ pulses?$000\; 000\; 1100$$000 \;001\; 1100$$000 \;001\; 1000$$000 \;000\; 11...
1 votes
1 votes
2 answers
3
sh!va asked Feb 21, 2017
2,924 views
Which shift register counter requires the most decoding circuitry?Johnson CounterRing CounterRipple Counter$\text{MOD}$ counter
113 votes
113 votes
20 answers
4
Sandeep Singh asked Feb 12, 2016
51,650 views
We want to design a synchronous counter that counts the sequence $0-1-0-2-0-3$ and then repeats. The minimum number of $\text{J-K}$ flip-flops required to implement this ...