Register

SR latch

• edited by
407 views

1 Answer

1 votes
1 votes

s=AQ' R=BQ{S=Q' R=0} A=1,B=0

:- here R is '0' always...

Initial value of Q :-??

case 1:-Q=0...then,  S=1,R=0{set condition in R-S ,therefor next sate of Q i.e Qn =1...

case 2:-let Q=1...then, S=0,R=0{latch condition in R-S, therefor next sate Qn={present state i.e 1}=1...

for both the cases Qn=1...so...option B is correct answer...

User Avatar
Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

1 votes
1 votes
1 answer
1
Pooja surbhi Gupta asked Apr 4, 2017
519 views
SR latch using nand gate
In SR latch using NOR gate , inputs r R nd S But using NAND gate inputs r reversed why is it so
In SR latch using NOR gate , inputs r R nd SBut using NAND gate inputs r reversed why is it so
User Avatar
0 votes
0 votes
2 answers
2
ankitgupta.1729 asked Dec 17, 2017
859 views
Latch
The number of D-latches present in edge-triggered D-flip flop is :- (A) 4 (B) 1 (C) 2 (D) 3
The number of D-latches present in edge-triggered D-flip flop is :-(A) 4(B) 1(C) 2(D) 3
User Avatar
0 votes
0 votes
0 answers
3
Satyajeet Singh asked Dec 7, 2017
252 views
Digital logic Latch self doubt
I read that latch are level triggered and flip flop are egde triggered . Doubts 1. can a latch be synchronous? Is gated latch synchronous?? 2. Is flip flop always synchronous??
I read that latch are level triggered and flip flop are egde triggered .Doubts1. can a latch be synchronous? Is gated latch synchronous??2. Is flip flop always synchron...
User Avatar
1 votes
1 votes
0 answers
4
set2018 asked Sep 28, 2017
446 views
latch vs flip flop
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
what is the difference between latch and flip flop in terms of enable and clock ?someone pls explain with circuit diagram .
User Avatar
Link Copied!