GATE CSE
First time here? Checkout the FAQ!
x
+1 vote
25 views
Suppose that in 1000 memory references there are 150 misses in first level and 100 miss in second level cache.
Assume that miss penalty from L2 cache to memory is 120 cycles. The hit time of L2 cache is 50 cycles.
If there are 4 memory references per instruction, the average stall per instruction is _________.

(ans given:78 )
asked in CO & Architecture by (307 points)   | 25 views

1 Answer

+2 votes
150 miss in L1 all those will be searched in L2

so stall due to L1 miss = 150*50

100 miss in L2 all those will be searched in MM

so stall due to L2 miss =100*120

total stall = 150*50+100*120=19500

this is for 1000 memory reference

1 instruction = 4 memory reference

so 1000 memory reference = 1000/4 instruction = 250 instruction

so avg stall per instruction = 19500/250 =78 cycles
answered by Boss (6.7k points)  
Thank you. :)


Top Users Aug 2017
  1. Bikram

    5272 Points

  2. ABKUNDAN

    4730 Points

  3. akash.dinkar12

    3514 Points

  4. manu00x

    3492 Points

  5. rahul sharma 5

    3188 Points

  6. makhdoom ghaya

    2700 Points

  7. just_bhavana

    2432 Points

  8. stblue

    2244 Points

  9. Tesla!

    2090 Points

  10. pawan kumarln

    1876 Points


25,071 questions
32,226 answers
75,103 comments
30,232 users