GATE CSE
First time here? Checkout the FAQ!
x
+1 vote
24 views
Suppose that in 1000 memory references there are 150 misses in first level and 100 miss in second level cache.
Assume that miss penalty from L2 cache to memory is 120 cycles. The hit time of L2 cache is 50 cycles.
If there are 4 memory references per instruction, the average stall per instruction is _________.

(ans given:78 )
asked in CO & Architecture by (307 points)   | 24 views

1 Answer

+2 votes
150 miss in L1 all those will be searched in L2

so stall due to L1 miss = 150*50

100 miss in L2 all those will be searched in MM

so stall due to L2 miss =100*120

total stall = 150*50+100*120=19500

this is for 1000 memory reference

1 instruction = 4 memory reference

so 1000 memory reference = 1000/4 instruction = 250 instruction

so avg stall per instruction = 19500/250 =78 cycles
answered by Boss (6.6k points)  
Thank you. :)

Related questions

+1 vote
1 answer
1
asked ago in CO & Architecture by hem chandra joshi Active (1.1k points)   | 19 views
+1 vote
0 answers
2
+1 vote
0 answers
3
asked ago in CO & Architecture by aaliya (89 points)   | 7 views


Top Users Aug 2017
  1. ABKUNDAN

    4670 Points

  2. Bikram

    4412 Points

  3. akash.dinkar12

    3390 Points

  4. rahul sharma 5

    3072 Points

  5. manu00x

    2682 Points

  6. makhdoom ghaya

    2430 Points

  7. just_bhavana

    2130 Points

  8. Tesla!

    1932 Points

  9. stblue

    1806 Points

  10. joshi_nitish

    1620 Points


24,935 questions
32,040 answers
74,447 comments
30,125 users