GATE CSE
First time here? Checkout the FAQ!
x
0 votes
43 views
Consider a two level cach system . For 100 memory references, 16 misses in the first level cach and 8 misss in the second level cache. Miss penalty from L2 cache to memory is 50 cycles. The hit time of L2 cach is 5 cycles and hit time of the L1 cache is 1 clock cycle. What is the average memory access time(in cycle)?
asked in CO & Architecture by Active (1.6k points)   | 43 views

1 Answer

+2 votes
Best answer
hit ratio at level 1(H1)=(100-16)/100=.84

hit ratio at level 2(H2)=8/16= .5

miss penalty from L2=50 cycle

hit time in L1(T1)=1 cycle

hit time in L2(T2)=5 cycle

if hierarchical access happen then average memory time=

H1*T1+(1-H1)(T1+T2+H2*MISS PENALTY)

.84*1+.16(1+5+.5*50)=

5.8 CYCLE
answered by Active (1k points)  
selected by
Second line of your answer should be miss ratio. right?

Related questions

+6 votes
3 answers
1
0 votes
1 answer
3


Top Users Sep 2017
  1. Habibkhan

    7096 Points

  2. Warrior

    2574 Points

  3. Arjun

    2412 Points

  4. rishu_darkshadow

    2402 Points

  5. A_i_$_h

    2204 Points

  6. nikunj

    1980 Points

  7. manu00x

    1846 Points

  8. makhdoom ghaya

    1760 Points

  9. Bikram

    1744 Points

  10. SiddharthMahapatra

    1718 Points


26,115 questions
33,691 answers
79,843 comments
31,098 users