Register

pipeline

162 views
0 votes
0 votes
The performance of pipelined processor suffers i fthe pipeline stages have different delays

is it true?
User Avatar

Please log in or register to answer this question.

Voting & Accepting an answer helps improve the community
← PreviousNext →
← Previous in categoryNext in category →

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
194 views
Classic RISC Pipeline
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
User Avatar
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
882 views
Pipeline Architecture
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the pipeline? how about if the processor is divided into 50 pipeline stages?
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...
User Avatar
Link Copied!