558 views
1 votes
1 votes
A cpu generates 32- bit virtual address .The page size is 4kb .The processor has a tlb which can hold 128 entries and is 4-way set associative .The minimum size of tlb tag is ???

1 Answer

Best answer
2 votes
2 votes

Answer is 11- where is that found?

Your approach is correct. 

128 entries and each set has 4 entries => 32 sets

5 set bits are required. 12 offset bits for indexing a page

Now, 32-5-12 = 15 bits are there and we need all of them to be used as tag bits as otherwise we cannot identify a page from the tag. (215 possible page can come to a set and minimum 15 bits are needed to identify the page). 

selected by

Related questions

2 votes
2 votes
1 answer
1
srestha asked Dec 22, 2017
948 views
16 bit virtual address space20 bit physical address spacePage Table 0x1F 0x3F 0x23 0x17What are the physical address for virtual address 0xF0F0 and 0x...
2 votes
2 votes
0 answers
2
srestha asked Nov 24, 2017
1,258 views
Which one is TRUE? Give explaination1)The main reason to have multilevel page to speed up address translation2)The main reason to have hardware TLB to speed up address tr...
2 votes
2 votes
1 answer
3
A_i_$_h asked Sep 21, 2017
2,340 views
a) What is address translation table??b) is it converting virtual adress to physical address??c) if so Then for a system having no virtual memory , will not have aaddress...
0 votes
0 votes
0 answers
4
Sunnydrall asked May 17, 2016
222 views