retagged by
4,217 views

1 Answer

9 votes
9 votes
Efficiency = Speedup / Stages

=> Stages = 4.8 / 0.76 = 6.31

Take stages = 6, then efficiency = 80%

and taking stages = 7, efficiency = 68.57%

Hence, Stages = 6 is better here as efficiency >= 76%.

Related questions

3 votes
3 votes
2 answers
1
saxena0612 asked Jan 10, 2018
766 views
The speed up of a pipelined processor is $5.4,$ operating at $2$ GHZ frequency with efficiency $82\%$.What will be no. of stages available in this processor$?$
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
817 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...