Choose the correct alternatives (More than one may be correct).
Two NAND gates having open collector outputs are tied together as shown in below figure.
The logic function $Y,$ implemented by the circuit is,
- $Y=ABC + DE$
- $Y=\overline{ABC + DE}$
- $Y=ABC.DE$
- $Y=\overline{ABC.DE}$