Registers R1 and R2 contain memory address and data to be written in that memory adress respectively. To execute the instruction that transfers content of R2 to memory adress pointed by R1 we would first need to transfer content of R1 to MAR and R2 to MDR.
MAR <- R1
MDR <- R2
Can both of these operations be performed in same clock cycle?