A 4-stage pipeline has the stage delay 100, 150, 170, 180 nanoseconds respectively. Registers that are used between the stages have a delay of 2 nanoseconds each. Assuming constant clock rate, the total time taken to process 520 data items on this pipeline will be ________ μs. (Upto 2 decimal places)