Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Slides
A Simple Illustration
Cache Memory
Recent questions tagged cache-memory
0
votes
1
answer
31
Cache Mapping
In a 2 level hierarchy, the cache has an access time of 15 ns and the main memory has an access time of 110 ns, the hit rate of the cache is 90%. If the block size of the cache is 16 Bytes, then average memory access time including miss penalty is?
In a 2 level hierarchy, the cache has an access time of 15 ns and the main memory has an access time of 110 ns, the hit rate of the cache is 90%. If the block size of the...
Mrityudoot
609
views
Mrityudoot
asked
Jun 5, 2023
CO and Architecture
co-and-architecture
cache-memory
multilevel-cache
+
–
12
votes
4
answers
32
GATE CSE 2023 | Question: 54
An $8$-way set associative cache of size $64 \mathrm{~KB} \;(1 \mathrm{~KB}=1024\; \text{bytes})$ is used in a system with $32$-bit address. The address is sub-divided into $\text{TAG, INDEX},$ and $\text{BLOCK OFFSET.}$ The number of bits in the $\text{TAG}$ is ___________.
An $8$-way set associative cache of size $64 \mathrm{~KB} \;(1 \mathrm{~KB}=1024\; \text{bytes})$ is used in a system with $32$-bit address. The address is sub-divided in...
admin
11.1k
views
admin
asked
Feb 15, 2023
CO and Architecture
gatecse-2023
co-and-architecture
cache-memory
numerical-answers
2-marks
+
–
0
votes
1
answer
33
#COA #CacheMemory
What is the default access method of Cache Memory? Simultaneous or Hierarchical?
What is the default access method of Cache Memory? Simultaneous or Hierarchical?
iamsubhrajit
393
views
iamsubhrajit
asked
Dec 31, 2022
CO and Architecture
co-and-architecture
cache-memory
+
–
2
votes
0
answers
34
cache miss question
In $T_{Read Avg}$, shouldn’t it be $T_{Read Avg}$ = (10*0.9) + 0.1*(10+100), because it must be checking the cache in case of cache miss too, right?
In $T_{Read Avg}$, shouldn’t it be $T_{Read Avg}$ = (10*0.9) + 0.1*(10+100), because it must be checking the cache in case of cache miss too, right?
h4kr
510
views
h4kr
asked
Dec 27, 2022
CO and Architecture
co-and-architecture
cache-memory
multilevel-cache
+
–
Page:
« prev
1
2
3
4
5
6
7
...
25
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register