Recent questions tagged digital-logic / GATE Overflow for GATE CSE

0 votes

0 answers

661

Morris Mano Edition 3 Exercise 7 Question 5 (Page No. 303)
The content of the 4-bit register initially is 1101. The register is shifted six times to the right with the serial input being 101101. What is the content of reigster after each shift?

The content of the 4-bit register initially is 1101. The register is shifted six times to the right with the serial input being 101101. What is the content of reigster af...

ajaysoni1924

536 views

ajaysoni1924 asked Apr 6, 2019

3 votes

0 answers

662

Morris Mano Edition 3 Exercise 7 Question 4 (Page No. 303)
Design a sequential circuit of the state diagram given in the figure using a3-bit register and a $16 \times 4$ ROM.

Design a sequential circuit of the state diagram given in the figure using a3-bit register and a $16 \times 4$ ROM.

ajaysoni1924

699 views

ajaysoni1924 asked Apr 6, 2019

0 votes

0 answers

663

Morris Mano Edition 3 Exercise 7 Question 2,3 (Page No. 303)
Change the asynchronous-clear-circuit of the figure to the synchronous-clear-circuit, The modified register will have parallel load capability and asynchronous clear capability, but no asynchronous clear circuit. The register is cleared ... input CP goes through a negative transition while the D input of all the flip-flops are 0.

Change the asynchronous-clear-circuit of the figure to the synchronous-clear-circuit, The modified register will have parallel load capability and asynchronous clear capa...

ajaysoni1924

947 views

ajaysoni1924 asked Apr 6, 2019

0 votes

0 answers

664

Morris Mano Edition 3 Exercise 7 Question 1 (Page No. 303)
Include a 2-input NAND gate with the register of the figure and connect the gate output to CP inputs of all the flip-flops. One input of the NAND gate receives input from the clock-pulse-generator. Another input of NAND gate provides parallel load control. Explain the operation of the modified register.

Include a 2-input NAND gate with the register of the figure and connect the gate output to CP inputs of all the flip-flops. One input of the NAND gate receives input from...

ajaysoni1924

548 views

ajaysoni1924 asked Apr 6, 2019

0 votes

0 answers

665

Morris Mano Edition 3 Exercise 6 Question 25 (Page No. 255)
Design the following non-binary sequence counter as specified in each case. Treat the unused states as don't cares conditions. Analyze the final circuit to ensure that it is self-correcting. If your design produces a non-self-correcting ... . Design a counter with the following repeated binary sequence 0,1,3, 7,6,4. Use T flip-flops.

Design the following non-binary sequence counter as specified in each case. Treat the unused states as don’t cares conditions. Analyze the final circuit to ensure that ...

ajaysoni1924

1.7k views

ajaysoni1924 asked Apr 6, 2019

1 votes

1 answer

666

Morris Mano Edition 3 Exercise 6 Question 24 (Page No. 255)
Design the sequential circuit specified by the following state diagram using T flip-flop.

Design the sequential circuit specified by the following state diagram using T flip-flop.

ajaysoni1924

7.9k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

667

Morris Mano Edition 3 Exercise 6 Question 23 (Page No. 255)
Design a sequential circuit specified by the following state transition diagram. using RS flip-flop.

Design a sequential circuit specified by the following state transition diagram. using RS flip-flop.

ajaysoni1924

773 views

ajaysoni1924 asked Apr 4, 2019

2 votes

0 answers

668

Morris Mano Edition 3 Exercise 6 Question 22 (Page No. 255)
A sequential circuit has three flip-flops, A, B, C; one input, x; one output, y; The state diagram is shown in the figure. The circuit is to be designed by treating the unused state as don't care conditions. The final circuit ... analyzed to ensure that it is self-correcting. Use D flip-flop in the design. USe JK flip-flops in the design .

A sequential circuit has three flip-flops, A, B, C; one input, x; one output, y; The state diagram is shown in the figure. The circuit is to be designed by treating the u...

ajaysoni1924

1.9k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

669

Morris Mano Edition 3 Exercise 6 Question 21 (Page No. 255)
Design a sequential circuit with two JK flip-flops, A and B and two inputs, E and x. If E = 0 the circuit remains in the same state regardless of the value of x. When E = 1and x = 1, the circuit goes through the transactions from ... = 1 and x = 0 the circuit goes through the transactions from 00 to 11 to 10 to 01 back to 00, and repeats.

Design a sequential circuit with two JK flip-flops, A and B and two inputs, E and x. If E = 0 the circuit remains in the same state regardless of the value of x. When E =...

ajaysoni1924

354 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

670

Morris Mano Edition 3 Exercise 6 Question 20 (Page No. 255)
Design a sequential circuit with two D flip-flops A and B and one input, x. When x = 0 the state of the circuit remains the same. When x =1 circuit goes through the state transition from 00 to 01 to 1 to 10 back to 00 and, repeats.

Design a sequential circuit with two D flip-flops A and B and one input, x. When x = 0 the state of the circuit remains the same. When x =1 circuit goes through the state...

ajaysoni1924

311 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

671

Morris Mano Edition 3 Exercise 6 Question 19 (Page No. 254)
Convert a D flip-flop to JK flip-flop by including input gates to the D flip-flop. The gates need for the input of the D flip-flop can be determined by means of the sequential circuit design procedure. The sequential circuit to be considered will have one D flip-flop and two inputs, J and K.

Convert a D flip-flop to JK flip-flop by including input gates to the D flip-flop. The gates need for the input of the D flip-flop can be determined by means of the seque...

ajaysoni1924

836 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

672

Morris Mano Edition 3 Exercise 6 Question 18 (Page No. 254)
Analyze the circuit in the following figure and show that it is equivalent to T flip-flop.

Analyze the circuit in the following figure and show that it is equivalent to T flip-flop.

ajaysoni1924

1.0k views

ajaysoni1924 asked Apr 4, 2019

0 votes

1 answer

673

Morris Mano Edition 3 Exercise 6 Question 15,16 (Page No. 254)
Starting from a state of the state table given below find out the output sequence generated with an input sequence 01110010011. reduce the same table and repeat the same sequence with the given input sequence. Show that same output is obtained.

Starting from a state of the state table given below find out the output sequence generated with an input sequence 01110010011.reduce the same table and repeat the same ...

ajaysoni1924

2.1k views

ajaysoni1924 asked Apr 4, 2019

2 votes

1 answer

674

Morris Mano Edition 3 Exercise 6 Question 14 (Page No. 254)
Reduce the number of states in the following state table and tabulate the reduced state table.

Reduce the number of states in the following state table and tabulate the reduced state table.

ajaysoni1924

5.4k views

ajaysoni1924 asked Apr 4, 2019

1 votes

0 answers

675

Morris Mano Edition 3 Exercise 6 Question 13 (Page No. 254)
Starting from state 00 in the state transition diagram of the figure. Determine the state transitions and output sequence that will be generated when the input sequence of 010110111011110 is applied.

Starting from state 00 in the state transition diagram of the figure. Determine the state transitions and output sequence that will be generated when the input sequence o...

ajaysoni1924

2.1k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

676

Morris Mano Edition 3 Exercise 6 Question 12 (Page No. 254)
A sequential circuit has two JK flip-flop, A and B, two inputs, x and y; and one output, z; The flip-flop input functions and the circuit output function are as follows: $JA= bx + b'y'$ $KA= B'xy'$ ... draw the logic diagram of the circuit. tabulate the state table. Derive the next-state equations for A and B.

A sequential circuit has two JK flip-flop, A and B, two inputs, x and y; and one output, z; The flip-flop input functions and the circuit output function are as follows:$...

ajaysoni1924

379 views

ajaysoni1924 asked Apr 4, 2019

2 votes

0 answers

677

Morris Mano Edition 3 Exercise 6 Question 11 (Page No. 253)
A sequential circuit has two JK flip-flops one input, x, and one output y. The logic diagram of the circuit is shown in the figure. Derive the state table and state diagram. .

A sequential circuit has two JK flip-flops one input, x, and one output y. The logic diagram of the circuit is shown in the figure. Derive the state table and state diagr...

ajaysoni1924

854 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

678

Morris Mano Edition 3 Exercise 6 Question 10 (Page No. 253)
A JN flip-flop has two inputs J and N, input J behaves like J input of the JK flipflop and input N behaves like the complement of K input of JK flip-flop.(that is N = k') Tabulate the characteristic table of the ... flop. Tabulate the Excitation table of the flip-flop. Show that by connecting two inputs together, one obtains a D flip-flop.

A JN flip-flop has two inputs J and N, input J behaves like J input of the JK flipflop and input N behaves like the complement of K input of JK flip-flop.(that is N = k�...

ajaysoni1924

868 views

ajaysoni1924 asked Apr 4, 2019

1 votes

0 answers

679

Morris Mano Edition 3 Exercise 6 Question 9 (Page No. 253)
Derive the state diagram and state table of the sequential circuit shown in the figure. Explain the function that the circuit performs.

Derive the state diagram and state table of the sequential circuit shown in the figure. Explain the function that the circuit performs.

ajaysoni1924

1.1k views

ajaysoni1924 asked Apr 4, 2019

1 votes

0 answers

680

Morris Mano Edition 3 Exercise 6 Question 8 (Page No. 252)
A sequential circuit has one flip-flop, Q; two inputs x and y; and one output, S. It consists of a full adder circuit connected to a D flip-flop as shown in the figure. Derive the state table and state diagram of the circuit.

A sequential circuit has one flip-flop, Q; two inputs x and y; and one output, S. It consists of a full adder circuit connected to a D flip-flop as shown in the figure. D...

ajaysoni1924

1.9k views

ajaysoni1924 asked Apr 4, 2019

3 votes

0 answers

681

Morris Mano Edition 3 Exercise 6 Question 7 (Page No. 252)
A sequential circuit has three D flip-flop, A, B, C and one input x. It is described by the following flip-flop input functions $DA = (B’C + BC’)x + (BC + B’C’)x’$ $DB = A$ $DC = B$ derive a state table for the circuit. Draw two state diagram: one for x = 0 and other for x = 1.

A sequential circuit has three D flip-flop, A, B, C and one input x. It is described by the following flip-flop input functions$DA = (B’C + BC’)x + (BC + B’C’)x�...

ajaysoni1924

1.2k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

682

Morris Mano Edition 3 Exercise 6 Question 6 (Page No. 252)
A sequential circuit with two D flip-flops, A and B; two input x and y; one output z; it is specified by the following next-state and output equations: $A(t+1) = x’y + xA$ $B(t+1) = x’B + xA$ $Z = B$ Draw the logic diagram of the circuit. Dervie the state table. Drive the state diagram.

A sequential circuit with two D flip-flops, A and B; two input x and y; one output z; it is specified by the following next-state and output equations:$A(t+1) = x’y + x...

ajaysoni1924

350 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

683

Morris Mano Edition 3 Exercise 6 Question 5 (Page No. 252)
The D-type positive edge triggered flip-flop of the figure is modified by including an asynchronous clear input in the circuit. The Asynchronous clear input is connected to the third input in gate 2 and also to the third input in ... that when asynchronous clear input is at logic 1, it has no effect on the normal operation of the circuit.

The D-type positive edge triggered flip-flop of the figure is modified by including an asynchronous clear input in the circuit. The Asynchronous clear input is connected...

ajaysoni1924

855 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

684

Morris Mano Edition 3 Exercise 6 Question 4 (Page No. 252)
Draw the logic diagram of a master-slave D flip-flop. Use NAND gates

Draw the logic diagram of a master-slave D flip-flop. Use NAND gates

ajaysoni1924

245 views

ajaysoni1924 asked Apr 4, 2019

1 votes

0 answers

685

Morris Mano Edition 3 Exercise 6 Question 3 (Page No. 252)
The D FLip-flop can be constructed with the four NAND gates only. This can be done by removing gate number 5 from the circuit and, instead, connecting the output of gate number 3 the input of gate number 4. Draw the Modified circuit and show that it operates in the same way as the original circuit operates .

The D FLip-flop can be constructed with the four NAND gates only. This can be done by removing gate number 5 from the circuit and, instead, connecting the output of gate ...

ajaysoni1924

811 views

ajaysoni1924 asked Apr 4, 2019

2 votes

0 answers

686

Morris Mano Edition 3 Exercise 6 Question 2 (Page No. 251)
Construct the D flip-flop that has the same characteristics as the one shown in the figure, but instead of using NAND gates use NOR gates only.

Construct the D flip-flop that has the same characteristics as the one shown in the figure, but instead of using NAND gates use NOR gates only.

ajaysoni1924

1.2k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

687

Morris Mano Edition 3 Exercise 6 Question 1 (Page No. 251)
Construct a D flipflop that have the same charactorstics as the one shown in the figure, but instead of using NAND gates use NOR and AND gates only. (Remember that one input NOR gate is equivalent to an inverter.

Construct a D flipflop that have the same charactorstics as the one shown in the figure, but instead of using NAND gates use NOR and AND gates only. (Remember that one i...

ajaysoni1924

1.0k views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

688

Morris Mano Edition 3 Exercise 5 Question 35,36 (Page No. 201)
List the PLA programming table for the BCD-to-excess-3-code converter whose boolean functions are given in the figure. repeat the above problem using a PAL.

List the PLA programming table for the BCD-to-excess-3-code converter whose boolean functions are given in the figure.repeat the above problem using a PAL.

ajaysoni1924

691 views

ajaysoni1924 asked Apr 4, 2019

0 votes

0 answers

689

Morris Mano Edition 3 Exercise 5 Question 34 (Page No. 201)
Derive the PLA Programming table for the combinational circuit that square a 3-bit number.Minimize the number of product term.

Derive the PLA Programming table for the combinational circuit that square a 3-bit number.Minimize the number of product term.

ajaysoni1924

325 views

ajaysoni1924 asked Apr 4, 2019

1 votes

0 answers

690

Morris Mano Edition 3 Exercise 5 Question 33 (Page No. 201)
Tabulate the PLA programming table for the four boolean functions given. Minimize the number of product terms. $A(x,y,z) = \sum (1,2,4,6)$ $B(x,y,z) = \sum (0,1,6,7)$ $C(x,y,z) = \sum (2,6)$ $D(x,y,z) = \sum (1,2,3,5,7)$

Tabulate the PLA programming table for the four boolean functions given. Minimize the number of product terms.$A(x,y,z) = \sum (1,2,4,6)$$B(x,y,z) = \sum (0,1,6,7)$$C(x...

ajaysoni1924

1.6k views

ajaysoni1924 asked Apr 4, 2019

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true