Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Recent questions tagged microprocessors
0
votes
1
answer
1
Arihant Gate Tutor
Which of the following processor registers are used for fetch and execute operations ? Program Counter Instruction Register Address Register Options : a and b b and c a and c None of these
Which of the following processor registers are used for fetch and execute operations ?Program CounterInstruction RegisterAddress RegisterOptions :a and bb and ca and cNon...
arkaprava_gupta
310
views
arkaprava_gupta
asked
Dec 23, 2022
CO and Architecture
co-and-architecture
registers
microprocessors
+
–
1
votes
1
answer
2
#Doubt on Microprocessor and cpu
I want to confirm the exact difference between a cpu and microprocessor and also between microprocessor and microcontroller.Anyone pls explain!
I want to confirm the exact difference between a cpu and microprocessor and also between microprocessor and microcontroller.Anyone pls explain!
vishnu777
249
views
vishnu777
asked
Oct 12, 2021
CO and Architecture
co-and-architecture
microprocessors
+
–
0
votes
1
answer
3
NIELIT 2016 MAR Scientist C - Section C: 48
In a microprocessor, WAIT states are used to make the processor wait during a DMA operation make the processor wait during a power interrupt processing make the processor wait during a power shutdown interface slow peripherals to the processor
In a microprocessor, WAIT states are used to make the processor wait during a DMA operation make the processor wait during a power interrupt processingmake the processor ...
admin
595
views
admin
asked
Apr 2, 2020
Digital Signal Processing
nielit2016mar-scientistc
non-gate
microprocessors
+
–
0
votes
3
answers
4
NIELIT 2017 DEC Scientific Assistant A - Section B: 8
Microprocessors are used in which generation of computers? I – st Generation II – nd Generation III – rd Generation IV – th Generation
Microprocessors are used in which generation of computers?I – st GenerationII – nd GenerationIII – rd GenerationIV – th Generation
admin
849
views
admin
asked
Mar 31, 2020
Digital Signal Processing
nielit2017dec-assistanta
non-gate
microprocessors
+
–
0
votes
3
answers
5
UGC NET CSE | January 2017 | Part 3 | Question: 5
In $8085$ microprocessor, the digit $5$ indicates that the microprocessor needs $-5$ volts, $+5$ volts supply $+5$ volts supply only $-5$ volts supply only $5$ MHz clock
In $8085$ microprocessor, the digit $5$ indicates that the microprocessor needs$-5$ volts, $+5$ volts supply$+5$ volts supply only$-5$ volts supply only$5$ MHz clock
go_editor
910
views
go_editor
asked
Mar 24, 2020
CO and Architecture
ugcnetcse-jan2017-paper3
co-and-architecture
microprocessors
+
–
0
votes
3
answers
6
UGC NET CSE | January 2017 | Part 3 | Question: 6
In $8085$, which of the following performs: load register pair immediate operation? LDAX rp LKLD addr LXI rp, data INX rp
In $8085$, which of the following performs: load register pair immediate operation?LDAX rpLKLD addrLXI rp, dataINX rp
go_editor
789
views
go_editor
asked
Mar 24, 2020
CO and Architecture
ugcnetcse-jan2017-paper3
co-and-architecture
microprocessors
+
–
0
votes
3
answers
7
UGC NET CSE | January 2017 | Part 2 | Question: 34
The contents of Register $(BL)$ and Register $(AL)$ of $8085$ microprocessor are $49H$ and $3AH$ respectively. The contents of $AL$, the status of carry flag $(CF)$ and sign flag $(SF)$ after executing $'SUB AL, BL'$ ... $AL =F1H; \: CF = 1; \: SF= 1$ $AL =1FH; \: CF=1; \:SF=1$
The contents of Register $(BL)$ and Register $(AL)$ of $8085$ microprocessor are $49H$ and $3AH$ respectively. The contents of $AL$, the status of carry flag $(CF)$ and s...
go_editor
3.7k
views
go_editor
asked
Mar 24, 2020
CO and Architecture
ugcnetjan2017ii
microprocessors
8085-microprocessor
machine-instruction
co-and-architecture
+
–
0
votes
0
answers
8
Bits HD 2019
In a microprocessor, size of register is generally: Lesser than the size of the data it operates on Greater than the size of the data it operates on Equal to the size of the data it operates on
In a microprocessor, size of register is generally:Lesser than the size of the data it operates onGreater than the size of the data it operates onEqual to the size of th...
manikgupta123
881
views
manikgupta123
asked
May 29, 2019
CO and Architecture
bits
bits-hd
co-and-architecture
microprocessors
registers
+
–
0
votes
1
answer
9
IIIT PGEE 2019
Which part in 8086 microprocessor is responsible for fetching instructions into the queue? BIU EU Stack Registers
Which part in 8086 microprocessor is responsible for fetching instructions into the queue?BIUEUStackRegisters
manikgupta123
970
views
manikgupta123
asked
Apr 29, 2019
CO and Architecture
iiith-pgee
co-and-architecture
8086
microprocessors
+
–
0
votes
0
answers
10
Fundamental of Programmable DSP
Distinguish between multiple access memory and multi ported memory
Distinguish between multiple access memory and multi ported memory
Sandesh16
178
views
Sandesh16
asked
Nov 12, 2018
CO and Architecture
co-and-architecture
microprocessors
+
–
0
votes
0
answers
11
Microprocessor
Which of the following set of instructions moves the contents of memory location 3500H to register C? The contents of memory location 3500 H is 46 H. a. LXI H, 3500 H MOV M, C b. LXI C, 3500 H MOV C, M c. LXI C, 46 H MOV C, M d. LXI H, 3500 H MOV C, M
Which of the following set of instructions moves the contents of memory location 3500H to register C? The contents of memory location 3500 H is 46 H. a. LXI H, 3500 H MOV...
Abikkkaaa
1.6k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
1
votes
1
answer
12
Microprocessor
Suppose initially the accumulator content is 95 H and carry flag is 0. What will be the contents of accumulator and carry flag after the execution of the instruction RAR? (H stands for hexadecimal representation) a. A = 4A H, Carry flag = 1 b. A = CA H, Carry flag = 0 c. A = CA H, Carry flag = 1 d. A = 2A H, Carry flag = 1
Suppose initially the accumulator content is 95 H and carry flag is 0. What will be the contents of accumulator and carry flag after the execution of the instruction RAR?...
Abikkkaaa
1.3k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
1
votes
0
answers
13
Microprocessor
How many bytes does the following set of instructions occupy? MVI A, 35H MVI B, 23H ADD B a. Four bytes b. Six bytes c. Three bytes d. Five bytes
How many bytes does the following set of instructions occupy? MVI A, 35H MVI B, 23H ADD B a. Four bytes b. Six bytes c. Three bytes d. Five bytes
Abikkkaaa
3.0k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
1
votes
1
answer
14
Microprocessor
How many times will the following loop be executed? XRA A MVI C, 05H LOOP: DCR C JNZ LOOP a. Once b. Five times c. Infinite times d. Depends on the initial value of A
How many times will the following loop be executed? XRA A MVI C, 05H LOOP: DCR C JNZ LOOP a. Once b. Five times c. Inf...
Abikkkaaa
3.5k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
0
votes
1
answer
15
Microprocessor
What are the status of the ZERO flag and the contents of the accumulator after the execution of the following 8085 assembly code? Assume that contents of all other registers and memory locations are unknown. MOV A, 65H MOV B, 32H CMP B a. 0, 00H b. 0, 65H c. 1, 00H d. 1, 65H
What are the status of the ZERO flag and the contents of the accumulator after the execution of the following 8085 assembly code? Assume that contents of all other regist...
Abikkkaaa
2.0k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
8085-microprocessor
non-gate
+
–
0
votes
1
answer
16
Microprocessor
Which of the following flags is not affected by a conditional branch statement in an 8085 microprocessor? a. Auxiliary Carry flag b. Sign flag c. Carry flag d. Zero flag
Which of the following flags is not affected by a conditional branch statement in an 8085 microprocessor? a. Auxiliary Carry flag b. Sign flag c. Carry flag d. Zero flag
Abikkkaaa
3.0k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
8085-microprocessor
non-gate
+
–
0
votes
0
answers
17
Microprocessor
In 8085 addition which of the following flags are set when the addition of the MSBs is more than 10?
In 8085 addition which of the following flags are set when the addition of the MSBs is more than 10?
Abikkkaaa
811
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
0
votes
0
answers
18
Microprocessor
How an RRC instruction in 8085 microprocessor instruction set will affect
How an RRC instruction in 8085 microprocessor instruction set will affect
Abikkkaaa
455
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
0
votes
0
answers
19
Microprocessor
After the execution of the instruction XRA A the contents of A , carry and zero flags
After the execution of the instruction XRA A the contents of A , carry and zero flags
Abikkkaaa
1.3k
views
Abikkkaaa
asked
Oct 15, 2018
Digital Logic
microprocessors
+
–
0
votes
0
answers
20
ME test series
A microprocessor provides an instruction capable of moving strings of bytes from one place to another in memory. The fetching and initial decoding of instruction take 8 clock cycles. After that, it takes 10 clock cycles to transfer each byte. If the clock rate ... the time to transfer a string of 80 bytes is ________. (in nsec) (Assume after each byte transfer interrupt has occurred)
A microprocessor provides an instruction capable of moving strings of bytes from one place to another in memory. The fetching and initial decoding of instruction take 8 c...
newdreamz a1-z0
532
views
newdreamz a1-z0
asked
Oct 7, 2018
CO and Architecture
co-and-architecture
microprocessors
numerical-answers
made-easy-test-series
+
–
0
votes
7
answers
21
UGC NET CSE | July 2018 | Part 2 | Question: 100
In 8085 microprocessor, what is the output of following program? LDA 8000H MVI B, 30H ADD B STA 8001 H Read a number from input port and store it in memory Read a number from input device with address 8000H and store it ... location 8001H Load A with data from input device with address 8000H and display it on the output device with address 8001H
In 8085 microprocessor, what is the output of following program?LDA 8000H MVI B, 30H ADD B STA 8001 HRead a number from input port and store it in memoryRead a number fro...
Pooja Khatri
1.6k
views
Pooja Khatri
asked
Jul 13, 2018
CO and Architecture
ugcnetcse-july2018-paper2
co-and-architecture
8085-microprocessor
microprocessors
+
–
2
votes
0
answers
22
Microprocessor co
Please explain in detailed
Please explain in detailed
Harikesh Kumar
362
views
Harikesh Kumar
asked
Jan 14, 2018
CO and Architecture
co-and-architecture
microprocessors
+
–
2
votes
2
answers
23
UGC NET CSE | November 2017 | Part 3 | Question: 6
A micro-instruction format has micro-ops field which is divided into three subfields $F1$, $F2$, $F3$ each having seven distinct micro-operations, conditions field $CD$ for four status bits, branch field $BR$ having four options used in conjunction ... $128$ memory locations. The size of micro-instruction is $17$ bits $20$ bits $24$ bits $32$ bits
A micro-instruction format has micro-ops field which is divided into three subfields $F1$, $F2$, $F3$ each having seven distinct micro-operations, conditions field $CD$ f...
Arjun
1.7k
views
Arjun
asked
Nov 5, 2017
CO and Architecture
ugcnetcse-nov2017-paper3
microprocessors
co-and-architecture
+
–
1
votes
2
answers
24
UGC NET CSE | November 2017 | Part 3 | Question: 5
Which of the following is correct statement? In memory - mapped I/O, the CPU can manipulate I/O data residing in interface registers that are not used to manipulate memory words. The isolated I/O method isolates memory and I ... data the two units share a common clock. In synchronous serial transmission of data the two units have different clocks.
Which of the following is correct statement?In memory – mapped I/O, the CPU can manipulate I/O data residing in interface registers that are not used to manipulate memo...
Arjun
3.2k
views
Arjun
asked
Nov 5, 2017
CO and Architecture
ugcnetcse-nov2017-paper3
microprocessors
co-and-architecture
+
–
1
votes
1
answer
25
UGC NET CSE | November 2017 | Part 3 | Question: 3
In the architecture of $8085$ ... $\text{(a)-(ii) (b)-(iii) (c)-(i)}$ $\text{(a)-(i) (b)-(ii) (c)-(iv)}$
In the architecture of $8085$ microprocessor match the following :$\begin{array}{clcl} \text{(a)} & \text{Processing unit} & \text{(i)} & \text{Interrupt} \\ \text{(b)}...
Arjun
1.7k
views
Arjun
asked
Nov 5, 2017
CO and Architecture
ugcnetcse-nov2017-paper3
microprocessors
8085-microprocessor
co-and-architecture
+
–
1
votes
0
answers
26
UGC NET CSE | November 2017 | Part 3 | Question: 2
In $8085$ microprocessor the address bus is of ___________ bits. $4$ $8$ $16$ $32$
In $8085$ microprocessor the address bus is of ___________ bits.$4$$8$$16$$32$
Arjun
2.2k
views
Arjun
asked
Nov 5, 2017
CO and Architecture
ugcnetcse-nov2017-paper3
microprocessors
8085-microprocessor
co-and-architecture
+
–
3
votes
2
answers
27
UGC NET CSE | November 2017 | Part 3 | Question: 1
In $8085$ microprocessor which of the following flag(s) is (are) affected by an arithmetic operation? AC flag only CY flag Only Z flag Only AC, CY, Z flags
In $8085$ microprocessor which of the following flag(s) is (are) affected by an arithmetic operation?AC flag onlyCY flag OnlyZ flag OnlyAC, CY, Z flags
Arjun
1.6k
views
Arjun
asked
Nov 5, 2017
CO and Architecture
ugcnetcse-nov2017-paper3
microprocessors
8085-microprocessor
co-and-architecture
+
–
1
votes
1
answer
28
ISRO2012-ECE Computer Architecture
Principle of "locality" is used in context of Addressing lowest Memory address by microprocessor Addressing Highest Memory address by microprocessor Accessing Cache memory locations. None of above.
Principle of "locality" is used in context of Addressing lowest Memory address by microprocessorAddressing Highest Memory address by microprocessorAccessing Cache memory ...
sh!va
446
views
sh!va
asked
Feb 27, 2017
CO and Architecture
co-and-architecture
isro2012-ece
microprocessors
+
–
1
votes
0
answers
29
GATE CSE 1988 | Question: 1vi
An $8212$ in handshake mode of implementation is used in a device controller of a microprocessor-based system. The $8212$ control signals used for the purpose of handshaking are _________ at the microprocessor end, and ________ at the device end.
An $8212$ in handshake mode of implementation is used in a device controller of a microprocessor-based system. The $8212$ control signals used for the purpose of handshak...
go_editor
395
views
go_editor
asked
Dec 10, 2016
Others
gate1988
microprocessors
numerical-answers
out-of-gate-syllabus
+
–
Page:
1
2
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register