Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Bharathkrishna
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Answers by Bharathkrishna
1
votes
1
GATE CSE 2003 | Question: 47
Consider the following circuit composed of XOR gates and non-inverting buffers. The non-inverting buffers have delays $\delta_1 = 2 ns$ and $\delta_2 = 4 ns$ as shown in the figure. Both XOR gates and all wires have zero delays. Assume that all gate inputs, outputs, and wires ... of logic levels) occur(s) at $B$ during the interval from $0$ to $10$ ns? $1$ $2$ $3$ $4$
Consider the following circuit composed of XOR gates and non-inverting buffers.The non-inverting buffers have delays $\delta_1 = 2 ns$ and $\delta_2 = 4 ns$ as shown in t...
16.1k
views
answered
Oct 25, 2017
Digital Logic
gatecse-2003
digital-logic
digital-circuits
+
–
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register