Login
Register
Dark Mode
Brightness
Profile
Edit Profile
Messages
My favorites
My Updates
Logout
Filter
Profile
Wall
Recent activity
All questions
All answers
Exams Taken
All Blogs
Questions by sh!va
0
votes
1
answer
241
ISRO 2008- ECE Computer architecture
------ machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization. (a) CISC (b) Parallel processor (c) RISC (d) Array processor
machines tend to make use of internal resources of the processor, a rich set of registers and a pipelined organization.(a) CISC(b) Parallel processor(c) RISC(d) Array...
605
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
1
answer
242
ISRO 2008-ECE array processor
An array processor is a machine (a) SIMD (b) MIMD (c) SISD (d) MISD
An array processor is a machine(a) SIMD(b) MIMD(c) SISD(d) MISD
1.3k
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
1
answer
243
ISRO 2008-ECE Computer Architecture
Micro programming refers to (a) Emulation (b) Programming at micro level (c) The use of storage to implement the control unit (d) Array processing
Micro programming refers to(a) Emulation(b) Programming at micro level(c) The use of storage to implement the control unit(d) Array processing
587
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
1
answer
244
ISRO 2008- ECE Computer Architecture
The performance gain that can be obtained by improving some portion of a computer can be calculated using (a) Moore's law (b) Djikstra's algorithm (c) Amdahl's law (d) Murphy's law
The performance gain that can be obtained by improving some portion of a computer can be calculated using(a) Moore's law(b) Djikstra's algorithm(c) Amdahl's law(d) Murphy...
483
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
1
answer
245
ISRO 2008-ECE Digital Logic
Which type of memory has fast erase and write times (a) EPROM (b) EEPROM (c) Flash memory (d) None of these
Which type of memory has fast erase and write times(a) EPROM(b) EEPROM(c) Flash memory(d) None of these
681
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
2
answers
246
ISRO 2008- ECE Odd parity
Odd parity generator uses _____ logic (a) XNOR (b) XOR (c) Sequential (d) OR
Odd parity generator uses _____ logic(a) XNOR(b) XOR(c) Sequential(d) OR
4.6k
views
asked
Mar 1, 2017
Digital Logic
isro-ece
digital-logic
+
–
1
votes
2
answers
247
ISRO 2008- ECE Johnson Counter
The mod number of a Johnson counter will be always equal to the number of flip flops used : same twice $2N$ where $N$ is the number of flip flops. None of the these
The mod number of a Johnson counter will be always equal to the number of flip flops used :sametwice$2N$ where $N$ is the number of flip flops.None of the these
1.3k
views
asked
Mar 1, 2017
Digital Logic
isro-ece
digital-logic
flip-flop
+
–
0
votes
0
answers
248
ISRO 2008- ECE Digital Logic
The fastest ADC among the following is (a) Successive approximation type (b) Dual slope type (c) Sigma - Delta ADC (d) Flash converter
The fastest ADC among the following is(a) Successive approximation type(b) Dual slope type(c) Sigma - Delta ADC(d) Flash converter
417
views
asked
Mar 1, 2017
Digital Logic
isro-ece
digital-logic
+
–
0
votes
1
answer
249
ISRO 2008-ECE Cache Memory
The advantage of write (copy) back data cache organization over write through organization is (a) Main memory consistency (b) Write allocate on write miss (c) Less memory bandwidth (d) Higher capacity requirement
The advantage of write (copy) back data cache organization over write through organization is(a) Main memory consistency(b) Write allocate on write miss(c) Less memory ba...
650
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
2
answers
250
ISRO 2008- ECE Software Engineering
Which of the following relation is valid? Where MTBF = Mean Time Between Failures MTTF = Mean Time To Failures MTTR = Mean Time To Repair (a) MTBF = MTTF + MTTR (b) MTTR + MTTF + MTBF =1 (c) 1/ MTTR +1/MTTF= 1/ MTBF (d) MTBF. MTTF. MTTR =1
Which of the following relation is valid?WhereMTBF = Mean Time Between FailuresMTTF = Mean Time To FailuresMTTR = Mean Time To Repair(a) MTBF = MTTF + MTTR(b) MTTR + MTTF...
779
views
asked
Mar 1, 2017
IS&Software Engineering
isro-ece
is&software-engineering
+
–
1
votes
0
answers
251
ISRO 2009-ECE Probability
A man with n keys wants to open a lock. He tries his keys at random. The expected number of attempts for his success is (keys are replaced after every attempt) a) n/2 b) n c) √ n d) None of the above
A man with n keys wants to open a lock. He tries his keys at random.The expected number of attempts for his success is (keys are replaced after every attempt)a) n/2b) nc)...
2.3k
views
asked
Mar 1, 2017
Probability
isro-ece
engineering-mathematics
expectation
+
–
1
votes
1
answer
252
ISRO 2009- Engineering Mathematics
a) 1/4 b) 1/2 c) 1 d) None of above
a) 1/4b) 1/2c) 1d) None of above
673
views
asked
Mar 1, 2017
Linear Algebra
isro-ece
engineering-mathematics
linear-algebra
+
–
0
votes
2
answers
253
ISRO 2009- ECE Code efficiency
A source produces 4 symbols with probabilities 1/2,1/4,1/8,1/8. For this source, a practical coding scheme has an average code- word length of 2 bits/symbol. The efficiency of the code is a) 1 b) 7/8 c) 1/2 d) 1/4
A source produces 4 symbols with probabilities 1/2,1/4,1/8,1/8. For this source, a practical coding scheme has an average code- word length of 2 bits/symbol. The efficien...
6.0k
views
asked
Mar 1, 2017
Computer Networks
isro-ece
+
–
0
votes
3
answers
254
ISRO 2009- ECE Computer Architecture
Interrupt latency is the time elapsed between: a) Occurrence of an interrupt and its detection by the CPU b) Assertion of an interrupt and the start of the associated ISR c) Assertion of an interrupt and the completion of the associated ISR d) Start and completion of associated ISR
Interrupt latency is the time elapsed between:a) Occurrence of an interrupt and its detection by the CPUb) Assertion of an interrupt and the start of the associated ISRc)...
900
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
2
answers
255
ISRO 2009-ECE Engineering Mathematics
There is a function f(x), such that f(0) = 1 and f ' (0)= -1 and f(x) is positive for all values of x. Then, a) f"(x) < 0 for all x b) -1 < f'' (x) < 0 for all x c) -2 < f '' (x) < -1 for all x d) None of the above
There is a function f(x), such that f(0) = 1 and f ' (0)= -1 and f(x) is positive for all values of x. Then,a) f"(x) < 0 for all xb) -1 < f'' (x) < 0 for all xc) -2 < f ...
428
views
asked
Mar 1, 2017
Calculus
isro-ece
engineering-mathematics
calculus
+
–
0
votes
1
answer
256
ISRO 2009- ECE Engineering Mathematics
A straight line and a circle of radius a are given. A chord is drawn at random to this circle parallel to the given line. Expected length of the chord is a) 2a b) π a c) π a/2 d) None of the above
A straight line and a circle of radius a are given. A chord is drawn at random to this circle parallel to the given line. Expected length of the chord isa) 2ab) π ac) π...
608
views
asked
Mar 1, 2017
Probability
isro-ece
engineering-mathematics
+
–
0
votes
1
answer
257
ISRO 2009- ECE Computer architecture
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH. The number of bytes this RAM can store is a) 8193 b) 8192 c) 8191 d) 8000
An 8-bit microcontroller has an external RAM with the memory map from 8000H to 9FFFH.The number of bytes this RAM can store isa) 8193b) 8192c) 8191d) 8000
1.3k
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
1
answer
258
ISRO 2009-ECE : Computer Architecture
A micro controller differs from a microprocessor in terms of a) I/O interfaces and instruction decoding b) Memory configuration and I/O interfaces c) Data bus width and clock speed d) Memory configuration and instruction decoding
A micro controller differs from a microprocessor in terms ofa) I/O interfaces and instruction decodingb) Memory configuration and I/O interfacesc) Data bus width and cloc...
428
views
asked
Mar 1, 2017
CO and Architecture
isro-ece
co-and-architecture
+
–
0
votes
2
answers
259
ISRO 2009-ECE Ethernet
The ethernet protocol uses a) CSMA/CA b) SCPC c) CSMA/CD d) Slotted ALOHA
The ethernet protocol usesa) CSMA/CAb) SCPCc) CSMA/CDd) Slotted ALOHA
480
views
asked
Mar 1, 2017
Computer Networks
isro-ece
computer-networks
+
–
0
votes
0
answers
260
ISRO 2009- ECE Digital Logic
A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101? a) 14.5 mA b) 10 mA c) 100 mA d) Not possible to calculate
A 5 bit DAC has a current output. For a digital input of 10100, an output current of 10 mA is produced. What will be the output current for a digital input of 11101?a) 14...
417
views
asked
Mar 1, 2017
Digital Logic
isro-ece
digital-logic
+
–
Page:
« prev
1
...
8
9
10
11
12
13
14
15
16
17
18
...
31
next »
Email or Username
Show
Hide
Password
I forgot my password
Remember
Log in
Register