21,962 views
47 votes
47 votes

In an $SR$ latch made by cross-coupling two NAND gates, if both $S$ and $R$ inputs are set to $0$, then it will result in

  1. $Q = 0, Q' = 1$
  2. $Q = 1, Q' = 0$
  3. $Q = 1, Q' = 1$
  4. Indeterminate states

9 Answers

Best answer
70 votes
70 votes
Answer should be C. The reasoning is as follows:

When both $R$ and $S$ are set as $0,$ we will get both $Q$ and $Q'$ as $1$ (these must be ideally mutually complementary).  This output will be permanent and is not dependent on any sequence of events but just the input values (so no race condition). But after this state if we enter both $R$ and S as $1,$ the output will be indeterminate depending on which NAND gate processes first (either $Q$ or $Q'$ will become $0$  but we can't determine which (race condition) and it will lead to an indeterminate state.

PS: $R = 0, S = 0$ in an SR latch made by cross coupling $2$ NAND gates will lead to a forbidden state. Forbidden state means, this state is invalid and must not be entered. This is different from an indeterminate state which means a state where we are not sure of the output. Again this is different from a toggling state where the output changes continuously.
edited by
29 votes
29 votes
If both R =0 ,S=0 ,then both Q and Q’ tend to be ‘1’. NAND gate says if both inputs are 1,the output is 0. The logic of the circuit (Q’ is complement of Q) not satisfied, Logic state is said to be indeterminate state or racing state. Each state, Q =‘1’and Q =‘0’, and Q =‘0’, Q=‘1’ trying to race through so “RACE CONDITION” occurs and output become unstable. So ans is (D).
9 votes
9 votes

SR latch with NAND

invalid state mentioned here is indeterminate state,

what happens in indeterminate state is output keeps of changing between 0 and 1 infinitely

so we can not anything in latch or not decide what is stored in latch thats why the name indeterminate state.

If you want to prove to yourself how latch goes to invalid state, draw diagram,  draw truth table, apply input and see it going infinitely

8 votes
8 votes

Answer: D

Q and Q' will come as 1 each which is an indeterminate state as the outputs are not complementary.

http://en.wikipedia.org/wiki/Flip-flop_(electronics)

Answer:

Related questions

66 votes
66 votes
9 answers
2
Kathleen asked Sep 18, 2014
23,682 views
The minimum number of page frames that must be allocated to a running process in a virtual memory environment is determined bythe instruction set architecturepage sizenum...
5 votes
5 votes
3 answers
3
go_editor asked Jun 10, 2016
12,899 views
The characteristic equation of an $SR$ flip-flop is given by :$Q_{n+1}=S+RQ_n$$Q_{n+1}=R\bar{Q}_n + \bar{S}Q_n$$Q_{n+1}=\bar{S}+RQ_n$$Q_{n+1}=S+\bar{R}Q_n$
27 votes
27 votes
5 answers
4
Kathleen asked Sep 18, 2014
18,979 views
Let $A = 1111 1010$ and $B = 0000 1010$ be two $8-bit$ $2’s$ complement numbers. Their product in $2’s$ complement is$1100 0100$$1001 1100$$1010 0101$$1101 0101$