32-bit [ripple carry] adder, there are 32 full adders, so the critical path (worst case) delay is 31 * 2(for carry propagation) + 3(for sum) = 65 gate delays. how ?
note :I know in full adder there are two XOR two AND and 1 OR gate
well know about diagram