Log In
2 votes

An instruction pipeline has stages as given in diagram

A program consistsing of 9 instruction I1,I2....I9 is executed in this pipeline processor.instruction I3 is the only conditional branch instruction and its branch target is I7,If the branch taken after EI state,the time needed to complete the program is?

in CO and Architecture
retagged by

1 Answer

4 votes
Best answer

The maximum delay is taken by the stage FO which is 11ns.

The Buffer Delay is 1ns.

Hence, each stage takes maximum 11+1 = 12ns

I1 FI DI FO EI WO                
I2   FI DI FO EI WO              
I3     FI DI FO EI WO            
I7             FI DI FO EI WO    
I8               FI DI FO EI WO  
I9                 FI DI FO EI WO

Hence, Total stages = 13

Therefore, total time = 13*12 = 156ns

selected by

but, It is not said that , pipleline is synchronous.  ??

time to complete I1 = 39 ns or 60 ??  

I think I1=60ns only because I tried this type of question from GATE and also on Made Easy site and everywhere they have done it like this, even though they haven't explicitly mentioned that the pipeline is synchronous.
@Vijay. This is just a point in the execution of large no. of instructions.

So, it will definitely be 60.

Related questions

1 vote
1 answer
Please cite some useful resources where lots of problems are based on pipeline,illustrating every kind of problems can be asked in GATE
asked Mar 8, 2019 in CO and Architecture s_dr_13 268 views
0 votes
0 answers
Consider an instruction pipeline with five stages , it allows overlapping of all instructions except branch type. Let there are 20% branch instructions and pipeline is operated with 800 megahertz. 1) what is the speedup? 2) what is average instruction time. 3) what is the time taken for 10 million instructions. 4) what is the throughput.
asked Jan 19, 2019 in CO and Architecture Nandkishor3939 551 views
0 votes
0 answers
Non pipelined system takes 130ns to process an instruction . A program of 1000 instructions is executed in non pipelined system. Then same program is processed with processor with 5 segment pipeline with clock cycle of 30 ns/stage. Determine speed up ratio of pipeline.
asked Dec 21, 2018 in CO and Architecture Alina 4.5k views