edited by
513 views
1 votes
1 votes

edited by

1 Answer

0 votes
0 votes
max flip-flop delay+max combinational path delay+max set up time<=clock period

2+15(1)+1.5<=clock period

clock period=18.5

t=1/f=1/18.5=54.05 MHZ

Related questions