195 views

Please log in or register to answer this question.

Related questions

1 votes
1 votes
1 answer
1
jatin khachane 1 asked Jan 26, 2019
411 views
Consider the unpipelined machine with $10$ nanoseconds clock cycles. It uses four cycles for ALU operations and branch whereas 5 cycles for memory operation. Assume that ...
0 votes
0 votes
0 answers
2
Ajay Maurya 6 asked Jan 10, 2019
275 views
1 votes
1 votes
0 answers
3
Utsav09 asked Jan 27, 2018
191 views
Consider a 4 way set associative memory with 16 cache blocks, the memory block requests are in the order (0,255,1,4,3,8,133,159,216,129,63,8,48,32,73,92,155). Which of th...
3 votes
3 votes
1 answer
4
Balaji Jegan asked Jan 15, 2018
459 views