search
Log In
0 votes
142 views

in CO and Architecture
edited by
142 views

Please log in or register to answer this question.

Related questions

0 votes
1 answer
1
240 views
In LRU policy for cache replacement. the least recently used block is replaced. So, what happens when all the slots are empty at beginning? Is LRU or MRU easier to implement? Why?
asked Jan 11, 2016 in Revision Arjun 240 views
1 vote
0 answers
2
231 views
Given the following specifications for an external cache memory: four-way set associative; line size of two 16-bit words; able to accommodate a total of 4K 32-bit words from main memory; used with a 16-bit processor that issues 24-bit addresses. Show how cache interprets the processor’s addresses.
asked Dec 18, 2018 in CO and Architecture Raj Singh 1 231 views
0 votes
0 answers
3
238 views
Consider a 4 - way set associative cache with 'L' blocks of 16 words each. Cache block is associated with dirty bit field and valid bit field. Calculate cache capacity with a word size of 2 bytes and tag size of 22 bits.
asked Sep 12, 2018 in CO and Architecture Mk Utkarsh 238 views
...