Pipeline Made easy

Ashwani Kumar 2 asked Jan 25, 2017

323 views

0 votes

Ashwani Kumar 2 asked Jan 25, 2017

Ashwani Kumar 2

323 views

See all

1 1 comment

Forrest Gump

commented Jun 26, 2018

I am getting 4 as answer. Just try drawing gantt chart with oerand forwarding. Plz share ur approach as well.

0 votes

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 votes

i got 5 .

what is answer??

Blackcode00 answered Jun 21, 2020

Blackcode00

See all

0 Please log in or register to add a comment.

Voting & Accepting an answer helps improve the community

← Previous Next →

← Previous in category Next in category →

Related questions

0 votes

1 answer

Jay Singh asked Dec 9, 2015

386 views

made easy test flt advance pipeline plz expliain..

Jay Singh

386 views

Jay Singh asked Dec 9, 2015

7 votes

2 answers

khushtak asked Oct 19, 2015

3,130 views

Made Easy CA pipeline q2
A 5-stage pipeline is used to overlap all the instructions except the branch instructions. The target of the branch can't be fetched till the current instruction is completed. What is the throughout of the system if 20% of instructions are branch instructions ignore the ... of 4 cycles. A.55 MIPS B.45 MIPS C. 65 MIPS D. None of these. (explain the solution as well)

A 5-stage pipeline is used to overlap all the instructions except the branch instructions. The target of the branch can't be fetched till the current instruction is compl...

khushtak

3.1k views

khushtak asked Oct 19, 2015

CO and Architecture
co-and-architecture
pipelining
clock-frequency

+ –

0 votes

2 answers

prasoon054 asked Jan 7

183 views

Classic RISC Pipeline
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?

In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?

prasoon054

183 views

prasoon054 asked Jan 7

CO and Architecture
pipelining

+ –

1 votes

1 answer

Veeresh Badiger asked Mar 5, 2023

474 views

pipeline
6. A processor X1 operating at 2 GHz has a standard 5-stage RISC instruction pipeline having a base CPI (cycles per instruction) of one without any pipeline hazards. For a given program P that has 30% branch instructions, control hazards incur 2 cycles stall for every branch. ... , the speed up (rounded off to two decimal places) obtained by X2 over X1 in executing P is ?. (GATE CSE 2022)

6. A processor X1 operating at 2 GHz has a standard 5-stage RISC instruction pipeline having a base CPI (cycles per instruction) of one without any pipeline hazards. For ...

Veeresh Badiger

474 views

Veeresh Badiger asked Mar 5, 2023

CO and Architecture
pipelining

+ –

tags	tag:apple
author	user:martin
title	title:apple
content	content:apple
exclude	-tag:apple
force match	+apple
views	views:100
score	score:10
answers	answers:2
is accepted	isaccepted:true
is closed	isclosed:true

1 1 comment reply

Please log in or register to add a comment.

Please log in or register to answer this question.

1 Answer

0 reply

Please log in or register to add a comment.

Related questions

1 1 comment

0