Three 4 bit shift registers are connected in cascade as shown in figure below. Each register is applied with
A 4 bit data 1011 is applied to the shift register 1. What is the minimum number of clock pulses required to get same input data at output are with same clock?