edited by
6,378 views
1 votes
1 votes

question

A microprocessor provides an instruction capable of moving a string of bytes from one area of memory to another. The fetching and initial decoding of the instruction takes 10 clock cycles.Thereafter, it takes 15 clock cycles to transfer each byte.The microprocessor is clocked at a rate of 10 GHz.

a. Determine the length of the instruction cycle for the case of a string of 64 bytes.

b.What is the worst-case delay for acknowledging an interrupt if the instruction is non interruptible?

c. Repeat part (b) assuming the instruction can be interrupted at the beginning of each byte transfer.


solution.

correct me ...

fetch and decoding takes 10 cycles..

and thereafterfor each byte transfer takes 15 clock cycles..

 INSTRUCTION cyle =FETCH cycle +execution cycle

=10+15*64(as in ques they said 51 for each byte)

=970 (clock cyle)

(b) as in b part they say instruction is non interruptable ...means whenever the interupt will occur during the execution oh this instruction than it will not service it..bcoz due to non interruptable..so it will return control to interrupt when the current instrunction will finish and it will be finished after 970 cycles

so delay wiil bo of 970 clock cycle..

(c)

in this part also it  wiil be delayed for 970 clock cycle becoz  control to interrupt will be given when the current instrunction will over and i will over after 970 clock cyle

edited by

1 Answer

1 votes
1 votes
fetch and decoding takes 10 cycles..

And thereafter for each byte transfer takes 15 clock cycles..

INSTRUCTION cyle =FETCH cycle +execution cycle =10+15*64(as in ques they said 15 for each byte)

=970 (clock cyle)

(b) as in b part they say instruction is non interruptable ...means whenever the interupt will occur during the execution it will not service it..bcoz due to non interruptable..so it will return control to interrupt when the current instrunction will finish and it will be finished after 970 cycles so delay wiil be of 970 clock cycle..

(c) in this part max delay should be 15 cycle only.. because transfer can be interrupted at beginning of each cycle..

Related questions

0 votes
0 votes
0 answers
2
atul_21 asked Nov 24, 2017
572 views
Please explain this.I am unable to understand this. If someone can share the source,from where shud i study to solve such type of problems.Answer given is B.