menu
Login
Register
search
Log In
account_circle
Log In
Email or Username
Password
Remember
Log In
Register
I forgot my password
Register
Username
Email
Password
Register
add
Activity
Questions
Unanswered
Tags
Subjects
Users
Ask
Prev
Blogs
New Blog
Exams
Quick search syntax
tags
tag:apple
author
user:martin
title
title:apple
content
content:apple
exclude
-tag:apple
force match
+apple
views
views:100
score
score:10
answers
answers:2
is accepted
isaccepted:true
is closed
isclosed:true
Recent Posts
Update on GO Book for GATE 2022
Barc Interview Experience 2020- CSE stream
JEST 2021 registrations are open
TIFR GS-2021 Online Application portal
IIT Jodhpur Mtech AI - Interview Expierence (Summer Admission)
Subjects
All categories
General Aptitude
(2.1k)
Engineering Mathematics
(8.5k)
Digital Logic
(3k)
Programming and DS
(5.2k)
Algorithms
(4.5k)
Theory of Computation
(6.3k)
Compiler Design
(2.2k)
Operating System
(4.7k)
Databases
(4.3k)
CO and Architecture
(3.5k)
Computer Networks
(4.3k)
Non GATE
(1.2k)
Others
(1.3k)
Admissions
(595)
Exam Queries
(838)
Tier 1 Placement Questions
(16)
Job Queries
(71)
Projects
(19)
Unknown Category
(1.1k)
Recent Blog Comments
Can you check again?
sir please revert back as soon as possible
sir today i have purchased gate overflow test...
This PDF contains all the Previous Year...
Mock 3 will be added soon.
Network Sites
GO Mechanical
GO Electrical
GO Electronics
GO Civil
CSE Doubts
Self Doubt
0
votes
178
views
How is the no of gates required for array multiplier 2n-1,As much as I know we need for a m multiplier bit and n multiplicand bit mn and gates and m-1) adders to add the result of and gates?
digital-logic
array-multiplier
combinational-circuits
asked
Jan 28, 2017
in
Digital Logic
Gate Madrista
178
views
answer
comment
Please
log in
or
register
to add a comment.
Please
log in
or
register
to answer this question.
0
Answers
← Prev.
Next →
← Prev. Qn. in Sub.
Next Qn. in Sub. →
Related questions
26
votes
3
answers
1
5.5k
views
GATE1999-1.21
The maximum gate delay for any output to appear in an array multiplier for multiplying two $n$ bit numbers is $O(n^2)$ $O(n)$ $O(\log n)$ $O(1)$
The maximum gate delay for any output to appear in an array multiplier for multiplying two $n$ bit numbers is $O(n^2)$ $O(n)$ $O(\log n)$ $O(1)$
asked
Sep 23, 2014
in
Digital Logic
Kathleen
5.5k
views
gate1999
digital-logic
normal
array-multiplier
40
votes
4
answers
2
8.4k
views
GATE2003-11
Consider an array multiplier for multiplying two $n$ bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is $\Theta(1)$ $\Theta(\log n)$ $\Theta(n)$ $\Theta(n^2)$
Consider an array multiplier for multiplying two $n$ bit numbers. If each gate in the circuit has a unit delay, the total delay of the multiplier is $\Theta(1)$ $\Theta(\log n)$ $\Theta(n)$ $\Theta(n^2)$
asked
Sep 16, 2014
in
Digital Logic
Kathleen
8.4k
views
gate2003
digital-logic
normal
array-multiplier
0
votes
0
answers
3
335
views
General Topic Doubt Digital Logic: Min No Gates
What are the minimum number of nand or nor gates required for 2 bit adder ( ie. 4 input A,B,C,D) ?
What are the minimum number of nand or nor gates required for 2 bit adder ( ie. 4 input A,B,C,D) ?
asked
Jul 3, 2018
in
Digital Logic
adil.wadood
335
views
digital-logic
parallel-adder
combinational-circuits
digital-circuits
general-topic-doubt
0
votes
1
answer
4
796
views
General Topic Doubt Digital Logic: Min No Gates
Consider a $3-bit$ number $A$ and $2 bit$ number $B$ are given to a multiplier. The output of multiplier is realized using $AND$ gate and one-bit full adders. If the minimum number of $AND$ gates required are $X$ and one-bit full adders required are Y, then $X+Y = $ _______
Consider a $3-bit$ number $A$ and $2 bit$ number $B$ are given to a multiplier. The output of multiplier is realized using $AND$ gate and one-bit full adders. If the minimum number of $AND$ gates required are $X$ and one-bit full adders required are Y, then $X+Y = $ _______
asked
May 31, 2018
in
Digital Logic
saumya mishra
796
views
digital-logic
digital-circuits
general-topic-doubt
combinational-circuits
...