1,446 views
3 votes
3 votes
Consider a computer system with single level paging architecture having logical address of 'd'-bit. The memory is byte addressable. If the page table entry size is '32'-bits. What must be the optimal page size P by minimizing the page table overhead and internal fragmentation in paging?

1 Answer

Best answer
7 votes
7 votes

Two considerations while choosing the size of page

1. Larger Page Size : Smaller Page table but larger internal fragmentation

2. Smaller Page size : Larger Page table which may not be able to fit in one frame and less unused pages in memory

So ultimately we want an optimal size of  page so that both we can manage both the things together.

Let Page size is S, size of process is P and entry size is e.

Page Table Size = (P/S)* e

Average amount of internal fragmentation is S/2.

So in order to minimize this quantity differentiate it .

$\frac{\mathrm{d} }{\mathrm{d} S} ((P/S)*e + (S/2)) = 0$

-(1/S2) Pe + 1/2 = 0

S= $\sqrt{2Pe}$

Answer to the question

P= 2, e= 32bit= 4B

S= $\sqrt{2*2^d*4}$

Hence answer is S= 2$\sqrt{2^(d+1)}$

selected by

Related questions

0 votes
0 votes
1 answer
1
Mrityudoot asked Mar 20
148 views
If Page size = Frame size is always true and offset in Logical address = offset in physical address holdsThen how/why Logical address size can come different than physica...
0 votes
0 votes
1 answer
2
0 votes
0 votes
2 answers
3
Unique_999 asked Aug 17, 2023
320 views
Can Any explain the relationship between The “ Word Size “ and “ Logical Address Space “