474 views

2 Answers

Best answer
3 votes
3 votes

Average instruction execution time on the nonpipelined machine is

Clock cycle × Average CPI = 

                        10 ns × ( ( 40% + 20% ) × 4 + 40% × 5 ) = 10 ns × 4.4 = 44 ns 

In the pipelined implementation, the clock must run at the speed of the slowest stage plus overhead, which will be 10 + 1 or 11 ns ; avg instruction execution time.

Speed up  = avg time in pipe/ avg time in non pipe =  44/11 = 4 times

options (c) 

selected by
0 votes
0 votes
Without pipelining :

Time = 10ns

With Pipeline :

Total no of cycle = Frequency of ALU*no of cycle for ALU + Frequency of Branch*no of cycle for Branch + Frequency of Memory*no of  cycle for Memory.

= 0.40*4 + 0.20*4 + 0.40*5 = 1.6 + 0.8 + 2

= 4 cycle

Cycle time = 10ns + 1ns = 11ns

Total time = 4*11ns  = 44ns

Speed UP = time in pipe/time in non pipe.     

                  = 44/10 = 4.4

OptionOption D.

Related questions

0 votes
0 votes
2 answers
1
prasoon054 asked Jan 7
191 views
In which stage of the classic RISC pipeline, operand is fetched. Is it in Instruction Decode or Execute (ALU) stage?
0 votes
0 votes
1 answer
4
shima abdullah asked Jun 27, 2022
877 views
if an unpipelined processor with a cycle time of 25 ns is evenly divided into 5 pipeline stages using pipeline latches with 1-ns latency,what is the total latency of the ...